%PDF-1.6
%
1 0 obj
<<
/JT 2 0 R
/Metadata 3 0 R
/Names 4 0 R
/OpenAction 5 0 R
/Outlines 6 0 R
/PageLabels 7 0 R
/PageLayout /OneColumn
/PageMode /UseOutlines
/Pages 8 0 R
/Type /Catalog
>>
endobj
9 0 obj
<<
/Author (Freescale Semiconductor, Inc.)
/Copyright (2011)
/CreationDate (D:20060517225301Z)
/Creator (FrameMaker 7.2)
/ModDate (D:20111124160148+05'30')
/Producer (Acrobat Distiller 9.4.6 \(Windows\))
/Subject (It is a cost-effective, low-power, highly integrated host processor that addresses the requirements of several storage, consumer, and industrial applications, including main CPUs and I/O processors in network attached storage \(NAS\), voice over IP \(VoIP\) router/gateway, intelligent wireless LAN \(WLAN\), set top boxes, industrial controllers, and wireless access points)
/Title (MPC8315E PowerQUICC II Pro Processor Hardware Specifications)
>>
endobj
2 0 obj
<<
/A [10 0 R]
/Cn [11 0 R]
/V 1.1
>>
endobj
3 0 obj
<<
/Length 4436
/Subtype /XML
/Type /Metadata
>>
stream
2011
Acrobat Distiller 9.4.6 (Windows)
application/pdf
MPC8315E PowerQUICC II Pro Processor Hardware Specifications
Freescale Semiconductor, Inc.
It is a cost-effective, low-power, highly integrated host processor that addresses the requirements of several storage, consumer, and industrial applications, including main CPUs and I/O processors in network attached storage (NAS), voice over IP (VoIP) router/gateway, intelligent wireless LAN (WLAN), set top boxes, industrial controllers, and wireless access points
2006-05-17T22:53:01Z
FrameMaker 7.2
2011-11-24T16:01:48+05:30
2011-11-24T16:01:48+05:30
2011
uuid:741f3edc-1d4d-496c-a823-62a64b620de3
uuid:db33a57a-dde8-410d-95d4-9ab2eb0c3e04
endstream
endobj
4 0 obj
<<
/Dests 12 0 R
>>
endobj
5 0 obj
<<
/D [13 0 R /Fit]
/S /GoTo
>>
endobj
6 0 obj
<<
/Count 29
/First 14 0 R
/Last 15 0 R
>>
endobj
7 0 obj
<<
/Nums [0 16 0 R]
>>
endobj
8 0 obj
<<
/Count 106
/Kids [17 0 R 18 0 R]
/Type /Pages
>>
endobj
10 0 obj
<<
/Dt (D:20111124155639)
/JTM (Distiller)
>>
endobj
11 0 obj
<<
/D [19 0 R]
/MS 20 0 R
/Type /JobTicketContents
>>
endobj
12 0 obj
<<
/Kids [21 0 R 22 0 R 23 0 R 24 0 R 25 0 R 26 0 R 27 0 R 28 0 R 29 0 R 30 0 R
31 0 R 32 0 R 33 0 R 34 0 R 35 0 R 36 0 R 37 0 R 38 0 R 39 0 R 40 0 R]
>>
endobj
13 0 obj
<<
/Annots [41 0 R 42 0 R 43 0 R 44 0 R 45 0 R 46 0 R 47 0 R 48 0 R 49 0 R 50 0 R
51 0 R 52 0 R 53 0 R 54 0 R 55 0 R 56 0 R 57 0 R 58 0 R 59 0 R 60 0 R
61 0 R 62 0 R 63 0 R 64 0 R 65 0 R 66 0 R 67 0 R 68 0 R]
/Contents [69 0 R 70 0 R 71 0 R 72 0 R 73 0 R 74 0 R 75 0 R 76 0 R 77 0 R]
/CropBox [0 0 612 792]
/MediaBox [0 0 612 792]
/Parent 78 0 R
/Resources <<
/ColorSpace <<
/CS0 [/ICCBased 79 0 R]
>>
/ExtGState <<
/GS0 80 0 R
>>
/Font <<
/T1_0 81 0 R
/T1_1 82 0 R
/TT0 83 0 R
>>
/ProcSet [/PDF /Text /ImageC]
/XObject <<
/Im0 84 0 R
/Im2 85 0 R
>>
>>
/Rotate 0
/Type /Page
>>
endobj
14 0 obj
<<
/Dest (G377436)
/Next 86 0 R
/Parent 6 0 R
/Title (MPC8315E PowerQUICC II Pro Processor Hardware Specifications)
>>
endobj
15 0 obj
<<
/Count -1
/Dest (G1294483)
/First 87 0 R
/Last 87 0 R
/Parent 6 0 R
/Prev 88 0 R
/Title (28 Revision History)
>>
endobj
16 0 obj
<<
/S /D
>>
endobj
17 0 obj
<<
/Count 100
/Kids [78 0 R 89 0 R 90 0 R 91 0 R 92 0 R 93 0 R 94 0 R 95 0 R 96 0 R 97 0 R]
/Parent 8 0 R
/Type /Pages
>>
endobj
18 0 obj
<<
/Count 6
/Kids [98 0 R 99 0 R 100 0 R 101 0 R 102 0 R 103 0 R]
/Parent 8 0 R
/Type /Pages
>>
endobj
19 0 obj
<<
/Fi [104 0 R]
/P [105 0 R]
>>
endobj
20 0 obj
<<
/Me 106 0 R
>>
endobj
21 0 obj
<<
/Limits [(F) (G1502289)]
/Names [(F) 107 0 R (G1001957) 108 0 R (G1001966) 109 0 R (G1001975) 110 0 R (G1001992) 111 0 R
(G1005780) 112 0 R (G1056000) 113 0 R (G1056049) 114 0 R (G1056052) 115 0 R (G1056061) 116 0 R
(G1056275) 117 0 R (G1084958) 118 0 R (G1084983) 119 0 R (G1085034) 120 0 R (G1085049) 121 0 R
(G1085074) 122 0 R (G1148758) 123 0 R (G1148764) 124 0 R (G1148814) 125 0 R (G1148820) 126 0 R
(G1148827) 127 0 R (G1148839) 128 0 R (G1206180) 129 0 R (G1206186) 130 0 R (G1208819) 131 0 R
(G1208958) 132 0 R (G1208962) 133 0 R (G1208963) 134 0 R (G1209114) 135 0 R (G1211419) 136 0 R
(G1212051) 137 0 R (G1223435) 138 0 R (G1223711) 139 0 R (G1259090) 140 0 R (G1290043) 141 0 R
(G1290050) 142 0 R (G1290078) 143 0 R (G1290085) 144 0 R (G1290120) 145 0 R (G1290125) 146 0 R
(G1290129) 147 0 R (G1290200) 148 0 R (G1291358) 149 0 R (G1292830) 150 0 R (G1292866) 151 0 R
(G1292882) 152 0 R (G1292898) 153 0 R (G1292914) 154 0 R (G1292930) 155 0 R (G1292931) 156 0 R
(G1293089) 157 0 R (G1294483) 158 0 R (G1294486) 159 0 R (G1294492) 160 0 R (G1294496) 161 0 R
(G1294500) 162 0 R (G1294518) 163 0 R (G1294559) 164 0 R (G1294694) 165 0 R (G1430288) 166 0 R
(G1501049) 167 0 R (G1501060) 168 0 R (G1502253) 169 0 R (G1502289) 170 0 R]
>>
endobj
22 0 obj
<<
/Limits [(G1502305) (G392070)]
/Names [(G1502305) 171 0 R (G1502321) 172 0 R (G1502337) 173 0 R (G1502353) 174 0 R (G1502385) 175 0 R
(G1502386) 176 0 R (G1502398) 177 0 R (G1502403) 178 0 R (G1502404) 179 0 R (G1502438) 180 0 R
(G1502518) 181 0 R (G1502821) 182 0 R (G1521254) 183 0 R (G1529297) 184 0 R (G1529517) 185 0 R
(G1537995) 186 0 R (G1538051) 187 0 R (G1572193) 188 0 R (G1622435) 189 0 R (G1622882) 190 0 R
(G1622924) 191 0 R (G1734760) 192 0 R (G1737835) 193 0 R (G1738582) 194 0 R (G1738602) 195 0 R
(G1738642) 196 0 R (G1738711) 197 0 R (G1738712) 198 0 R (G1738713) 199 0 R (G1738714) 200 0 R
(G1738715) 201 0 R (G1738716) 202 0 R (G1738717) 203 0 R (G1738718) 204 0 R (G1738719) 205 0 R
(G1738721) 206 0 R (G1738722) 207 0 R (G1760253) 208 0 R (G1760485) 209 0 R (G1760668) 210 0 R
(G1760980) 211 0 R (G1760982) 212 0 R (G1760990) 213 0 R (G1761175) 214 0 R (G1761176) 215 0 R
(G1761185) 216 0 R (G1762220) 217 0 R (G1762231) 218 0 R (G1762941) 219 0 R (G377436) 220 0 R
(G377687) 221 0 R (G377722) 222 0 R (G378823) 223 0 R (G378825) 224 0 R (G379289) 225 0 R
(G379300) 226 0 R (G381036) 227 0 R (G381387) 228 0 R (G386933) 229 0 R (G387020) 230 0 R
(G387099) 231 0 R (G387181) 232 0 R (G387249) 233 0 R (G392070) 234 0 R]
>>
endobj
23 0 obj
<<
/Limits [(G392318) (G451155)]
/Names [(G392318) 235 0 R (G392329) 236 0 R (G393169) 237 0 R (G393185) 238 0 R (G393209) 239 0 R
(G394308) 240 0 R (G394351) 241 0 R (G394352) 242 0 R (G394357) 243 0 R (G394431) 244 0 R
(G394441) 245 0 R (G396266) 246 0 R (G398092) 247 0 R (G398441) 248 0 R (G420271) 249 0 R
(G420272) 250 0 R (G420273) 251 0 R (G420280) 252 0 R (G420288) 253 0 R (G420295) 254 0 R
(G420426) 255 0 R (G421033) 256 0 R (G427948) 257 0 R (G428178) 258 0 R (G439752) 259 0 R
(G443066) 260 0 R (G443127) 261 0 R (G443129) 262 0 R (G443137) 263 0 R (G443193) 264 0 R
(G443675) 265 0 R (G444376) 266 0 R (G444423) 267 0 R (G444447) 268 0 R (G444541) 269 0 R
(G444629) 270 0 R (G444997) 271 0 R (G445143) 272 0 R (G445270) 273 0 R (G445310) 274 0 R
(G445356) 275 0 R (G445380) 276 0 R (G445444) 277 0 R (G445525) 278 0 R (G445554) 279 0 R
(G445621) 280 0 R (G445629) 281 0 R (G445714) 282 0 R (G445716) 283 0 R (G445719) 284 0 R
(G446427) 285 0 R (G446433) 286 0 R (G446439) 287 0 R (G450448) 288 0 R (G450514) 289 0 R
(G450544) 290 0 R (G450555) 291 0 R (G450634) 292 0 R (G450768) 293 0 R (G450847) 294 0 R
(G450849) 295 0 R (G450957) 296 0 R (G451109) 297 0 R (G451155) 298 0 R]
>>
endobj
24 0 obj
<<
/Limits [(G451266) (G547247)]
/Names [(G451266) 299 0 R (G451319) 300 0 R (G451363) 301 0 R (G451525) 302 0 R (G451679) 303 0 R
(G451826) 304 0 R (G451830) 305 0 R (G451833) 306 0 R (G451844) 307 0 R (G452006) 308 0 R
(G452007) 309 0 R (G452018) 310 0 R (G452185) 311 0 R (G452241) 312 0 R (G452254) 313 0 R
(G452403) 314 0 R (G452404) 315 0 R (G452415) 316 0 R (G452570) 317 0 R (G452626) 318 0 R
(G452627) 319 0 R (G452638) 320 0 R (G452665) 321 0 R (G452918) 322 0 R (G452920) 323 0 R
(G453240) 324 0 R (G453482) 325 0 R (G453850) 326 0 R (G453853) 327 0 R (G453906) 328 0 R
(G455058) 329 0 R (G455306) 330 0 R (G455344) 331 0 R (G455345) 332 0 R (G459628) 333 0 R
(G460092) 334 0 R (G462269) 335 0 R (G483312) 336 0 R (G485634) 337 0 R (G505599) 338 0 R
(G506927) 339 0 R (G507071) 340 0 R (G511821) 341 0 R (G513027) 342 0 R (G518572) 343 0 R
(G521275) 344 0 R (G521733) 345 0 R (G521780) 346 0 R (G521781) 347 0 R (G521785) 348 0 R
(G522076) 349 0 R (G522121) 350 0 R (G530936) 351 0 R (G547211) 352 0 R (G547212) 353 0 R
(G547215) 354 0 R (G547216) 355 0 R (G547219) 356 0 R (G547220) 357 0 R (G547226) 358 0 R
(G547230) 359 0 R (G547237) 360 0 R (G547238) 361 0 R (G547247) 362 0 R]
>>
endobj
25 0 obj
<<
/Limits [(G547251) (G552927)]
/Names [(G547251) 363 0 R (G547381) 364 0 R (G547382) 365 0 R (G547383) 366 0 R (G547386) 367 0 R
(G547388) 368 0 R (G547397) 369 0 R (G547455) 370 0 R (G547469) 371 0 R (G551577) 372 0 R
(G551591) 373 0 R (G551598) 374 0 R (G551664) 375 0 R (G551697) 376 0 R (G551698) 377 0 R
(G551699) 378 0 R (G551706) 379 0 R (G551812) 380 0 R (G551813) 381 0 R (G551814) 382 0 R
(G551821) 383 0 R (G551828) 384 0 R (G551858) 385 0 R (G551926) 386 0 R (G551927) 387 0 R
(G551934) 388 0 R (G551941) 389 0 R (G552007) 390 0 R (G552040) 391 0 R (G552041) 392 0 R
(G552042) 393 0 R (G552049) 394 0 R (G552054) 395 0 R (G552055) 396 0 R (G552070) 397 0 R
(G552071) 398 0 R (G552077) 399 0 R (G552078) 400 0 R (G552085) 401 0 R (G552089) 402 0 R
(G552195) 403 0 R (G552196) 404 0 R (G552197) 405 0 R (G552204) 406 0 R (G552208) 407 0 R
(G552215) 408 0 R (G552377) 409 0 R (G552379) 410 0 R (G552399) 411 0 R (G552403) 412 0 R
(G552531) 413 0 R (G552532) 414 0 R (G552533) 415 0 R (G552542) 416 0 R (G552731) 417 0 R
(G552754) 418 0 R (G552798) 419 0 R (G552814) 420 0 R (G552821) 421 0 R (G552851) 422 0 R
(G552919) 423 0 R (G552920) 424 0 R (G552923) 425 0 R (G552927) 426 0 R]
>>
endobj
26 0 obj
<<
/Limits [(G552934) (G556718)]
/Names [(G552934) 427 0 R (G553076) 428 0 R (G553077) 429 0 R (G553080) 430 0 R (G553084) 431 0 R
(G553088) 432 0 R (G553095) 433 0 R (G553198) 434 0 R (G553199) 435 0 R (G553206) 436 0 R
(G553266) 437 0 R (G553270) 438 0 R (G553294) 439 0 R (G553342) 440 0 R (G553343) 441 0 R
(G553352) 442 0 R (G553359) 443 0 R (G553650) 444 0 R (G553654) 445 0 R (G553661) 446 0 R
(G553790) 447 0 R (G553797) 448 0 R (G553895) 449 0 R (G553896) 450 0 R (G553906) 451 0 R
(G553962) 452 0 R (G553970) 453 0 R (G554026) 454 0 R (G554036) 455 0 R (G554043) 456 0 R
(G554073) 457 0 R (G554186) 458 0 R (G554191) 459 0 R (G554192) 460 0 R (G554258) 461 0 R
(G554676) 462 0 R (G554680) 463 0 R (G554740) 464 0 R (G554744) 465 0 R (G554753) 466 0 R
(G554757) 467 0 R (G554761) 468 0 R (G554765) 469 0 R (G554766) 470 0 R (G554771) 471 0 R
(G554772) 472 0 R (G554776) 473 0 R (G554777) 474 0 R (G554781) 475 0 R (G554782) 476 0 R
(G554787) 477 0 R (G554788) 478 0 R (G554792) 479 0 R (G554793) 480 0 R (G554798) 481 0 R
(G554804) 482 0 R (G554805) 483 0 R (G554810) 484 0 R (G554817) 485 0 R (G554822) 486 0 R
(G554823) 487 0 R (G555210) 488 0 R (G556717) 489 0 R (G556718) 490 0 R]
>>
endobj
27 0 obj
<<
/Limits [(G557039) (G907947)]
/Names [(G557039) 491 0 R (G557046) 492 0 R (G557196) 493 0 R (G557657) 494 0 R (G557734) 495 0 R
(G557896) 496 0 R (G576031) 497 0 R (G576037) 498 0 R (G576301) 499 0 R (G623328) 500 0 R
(G623362) 501 0 R (G663613) 502 0 R (G666301) 503 0 R (G666588) 504 0 R (G666744) 505 0 R
(G666754) 506 0 R (G666756) 507 0 R (G666778) 508 0 R (G667085) 509 0 R (G730803) 510 0 R
(G730854) 511 0 R (G741937) 512 0 R (G742266) 513 0 R (G742268) 514 0 R (G742315) 515 0 R
(G742437) 516 0 R (G742447) 517 0 R (G755248) 518 0 R (G799345) 519 0 R (G799452) 520 0 R
(G799502) 521 0 R (G841825) 522 0 R (G876491) 523 0 R (G876526) 524 0 R (G903789) 525 0 R
(G905182) 526 0 R (G905184) 527 0 R (G905189) 528 0 R (G905304) 529 0 R (G905350) 530 0 R
(G905354) 531 0 R (G905358) 532 0 R (G905455) 533 0 R (G905457) 534 0 R (G905468) 535 0 R
(G905496) 536 0 R (G905512) 537 0 R (G905528) 538 0 R (G905530) 539 0 R (G905731) 540 0 R
(G905866) 541 0 R (G906090) 542 0 R (G906234) 543 0 R (G906236) 544 0 R (G906248) 545 0 R
(G906254) 546 0 R (G906370) 547 0 R (G906401) 548 0 R (G907112) 549 0 R (G907621) 550 0 R
(G907640) 551 0 R (G907936) 552 0 R (G907941) 553 0 R (G907947) 554 0 R]
>>
endobj
28 0 obj
<<
/Limits [(G943790) (I1.1739263)]
/Names [(G943790) 555 0 R (G944246) 556 0 R (G944461) 557 0 R (G944474) 558 0 R (G944565) 559 0 R
(G944956) 560 0 R (G944957) 561 0 R (G944975) 562 0 R (G944986) 563 0 R (G945015) 564 0 R
(G945045) 565 0 R (G945112) 566 0 R (G945261) 567 0 R (G945523) 568 0 R (G945530) 569 0 R
(G945531) 570 0 R (G945656) 571 0 R (G945678) 572 0 R (G945829) 573 0 R (G946673) 574 0 R
(G947970) 575 0 R (G947996) 576 0 R (I1.1001965) 577 0 R (I1.1001974) 578 0 R (I1.1001991) 579 0 R
(I1.1005777) 580 0 R (I1.1005779) 581 0 R (I1.1055999) 582 0 R (I1.1056005) 583 0 R (I1.1056274) 584 0 R
(I1.1084957) 585 0 R (I1.1085048) 586 0 R (I1.1206185) 587 0 R (I1.1208985) 588 0 R (I1.1212035) 589 0 R
(I1.1223434) 590 0 R (I1.1223553) 591 0 R (I1.1292161) 592 0 R (I1.1292826) 593 0 R (I1.1294485) 594 0 R
(I1.1294491) 595 0 R (I1.1294499) 596 0 R (I1.1294616) 597 0 R (I1.1430543) 598 0 R (I1.1430573) 599 0 R
(I1.1430730) 600 0 R (I1.1430991) 601 0 R (I1.1461270) 602 0 R (I1.1501056) 603 0 R (I1.1502249) 604 0 R
(I1.1502820) 605 0 R (I1.1622431) 606 0 R (I1.1734756) 607 0 R (I1.1738742) 608 0 R (I1.1738753) 609 0 R
(I1.1738942) 610 0 R (I1.1739006) 611 0 R (I1.1739084) 612 0 R (I1.1739121) 613 0 R (I1.1739148) 614 0 R
(I1.1739163) 615 0 R (I1.1739171) 616 0 R (I1.1739255) 617 0 R (I1.1739263) 618 0 R]
>>
endobj
29 0 obj
<<
/Limits [(I1.1750616) (I1.1754661)]
/Names [(I1.1750616) 619 0 R (I1.1750638) 620 0 R (I1.1750664) 621 0 R (I1.1750680) 622 0 R (I1.1750696) 623 0 R
(I1.1750725) 624 0 R (I1.1750855) 625 0 R (I1.1751080) 626 0 R (I1.1751093) 627 0 R (I1.1751106) 628 0 R
(I1.1751158) 629 0 R (I1.1751197) 630 0 R (I1.1751293) 631 0 R (I1.1751322) 632 0 R (I1.1751502) 633 0 R
(I1.1751528) 634 0 R (I1.1751542) 635 0 R (I1.1751555) 636 0 R (I1.1751568) 637 0 R (I1.1751581) 638 0 R
(I1.1751594) 639 0 R (I1.1751620) 640 0 R (I1.1751660) 641 0 R (I1.1751673) 642 0 R (I1.1751738) 643 0 R
(I1.1751751) 644 0 R (I1.1751764) 645 0 R (I1.1751777) 646 0 R (I1.1751792) 647 0 R (I1.1751805) 648 0 R
(I1.1751818) 649 0 R (I1.1751917) 650 0 R (I1.1751943) 651 0 R (I1.1752378) 652 0 R (I1.1752454) 653 0 R
(I1.1752467) 654 0 R (I1.1752493) 655 0 R (I1.1753477) 656 0 R (I1.1753626) 657 0 R (I1.1753730) 658 0 R
(I1.1753743) 659 0 R (I1.1753759) 660 0 R (I1.1754213) 661 0 R (I1.1754229) 662 0 R (I1.1754245) 663 0 R
(I1.1754261) 664 0 R (I1.1754274) 665 0 R (I1.1754296) 666 0 R (I1.1754309) 667 0 R (I1.1754322) 668 0 R
(I1.1754361) 669 0 R (I1.1754388) 670 0 R (I1.1754449) 671 0 R (I1.1754488) 672 0 R (I1.1754501) 673 0 R
(I1.1754514) 674 0 R (I1.1754553) 675 0 R (I1.1754566) 676 0 R (I1.1754579) 677 0 R (I1.1754605) 678 0 R
(I1.1754618) 679 0 R (I1.1754631) 680 0 R (I1.1754644) 681 0 R (I1.1754661) 682 0 R]
>>
endobj
30 0 obj
<<
/Limits [(I1.1754674) (I1.1759967)]
/Names [(I1.1754674) 683 0 R (I1.1754687) 684 0 R (I1.1754700) 685 0 R (I1.1754713) 686 0 R (I1.1754726) 687 0 R
(I1.1754739) 688 0 R (I1.1754768) 689 0 R (I1.1754781) 690 0 R (I1.1754796) 691 0 R (I1.1754811) 692 0 R
(I1.1754824) 693 0 R (I1.1754837) 694 0 R (I1.1754850) 695 0 R (I1.1754863) 696 0 R (I1.1754876) 697 0 R
(I1.1754889) 698 0 R (I1.1754902) 699 0 R (I1.1754915) 700 0 R (I1.1754928) 701 0 R (I1.1754941) 702 0 R
(I1.1754954) 703 0 R (I1.1754967) 704 0 R (I1.1754980) 705 0 R (I1.1754993) 706 0 R (I1.1755006) 707 0 R
(I1.1755019) 708 0 R (I1.1755032) 709 0 R (I1.1755045) 710 0 R (I1.1755058) 711 0 R (I1.1755071) 712 0 R
(I1.1755084) 713 0 R (I1.1755097) 714 0 R (I1.1755110) 715 0 R (I1.1755123) 716 0 R (I1.1755149) 717 0 R
(I1.1755165) 718 0 R (I1.1755178) 719 0 R (I1.1755194) 720 0 R (I1.1755209) 721 0 R (I1.1755225) 722 0 R
(I1.1755238) 723 0 R (I1.1755251) 724 0 R (I1.1755264) 725 0 R (I1.1755277) 726 0 R (I1.1755290) 727 0 R
(I1.1755303) 728 0 R (I1.1755316) 729 0 R (I1.1755329) 730 0 R (I1.1755342) 731 0 R (I1.1755355) 732 0 R
(I1.1755368) 733 0 R (I1.1755381) 734 0 R (I1.1755394) 735 0 R (I1.1755409) 736 0 R (I1.1755506) 737 0 R
(I1.1755548) 738 0 R (I1.1755561) 739 0 R (I1.1755574) 740 0 R (I1.1755587) 741 0 R (I1.1759895) 742 0 R
(I1.1759913) 743 0 R (I1.1759931) 744 0 R (I1.1759949) 745 0 R (I1.1759967) 746 0 R]
>>
endobj
31 0 obj
<<
/Limits [(I1.1759985) (I1.1763443)]
/Names [(I1.1759985) 747 0 R (I1.1760008) 748 0 R (I1.1760026) 749 0 R (I1.1760049) 750 0 R (I1.1760067) 751 0 R
(I1.1760252) 752 0 R (I1.1760259) 753 0 R (I1.1760437) 754 0 R (I1.1760455) 755 0 R (I1.1760473) 756 0 R
(I1.1760513) 757 0 R (I1.1760531) 758 0 R (I1.1760549) 759 0 R (I1.1760567) 760 0 R (I1.1760585) 761 0 R
(I1.1760603) 762 0 R (I1.1760667) 763 0 R (I1.1760679) 764 0 R (I1.1760697) 765 0 R (I1.1760715) 766 0 R
(I1.1760733) 767 0 R (I1.1760751) 768 0 R (I1.1760769) 769 0 R (I1.1760787) 770 0 R (I1.1760805) 771 0 R
(I1.1760823) 772 0 R (I1.1760841) 773 0 R (I1.1760859) 774 0 R (I1.1760877) 775 0 R (I1.1760895) 776 0 R
(I1.1760913) 777 0 R (I1.1760931) 778 0 R (I1.1760949) 779 0 R (I1.1760967) 780 0 R (I1.1760979) 781 0 R
(I1.1760986) 782 0 R (I1.1761181) 783 0 R (I1.1761242) 784 0 R (I1.1761243) 785 0 R (I1.1761250) 786 0 R
(I1.1761251) 787 0 R (I1.1761790) 788 0 R (I1.1762224) 789 0 R (I1.1762292) 790 0 R (I1.1762297) 791 0 R
(I1.1762395) 792 0 R (I1.1762473) 793 0 R (I1.1762491) 794 0 R (I1.1762509) 795 0 R (I1.1762527) 796 0 R
(I1.1762545) 797 0 R (I1.1762563) 798 0 R (I1.1762581) 799 0 R (I1.1762940) 800 0 R (I1.1762947) 801 0 R
(I1.1763296) 802 0 R (I1.1763317) 803 0 R (I1.1763335) 804 0 R (I1.1763353) 805 0 R (I1.1763371) 806 0 R
(I1.1763389) 807 0 R (I1.1763407) 808 0 R (I1.1763425) 809 0 R (I1.1763443) 810 0 R]
>>
endobj
32 0 obj
<<
/Limits [(I1.1763461) (I1.445142)]
/Names [(I1.1763461) 811 0 R (I1.1763479) 812 0 R (I1.1763500) 813 0 R (I1.1763529) 814 0 R (I1.1763542) 815 0 R
(I1.1763560) 816 0 R (I1.1763578) 817 0 R (I1.1763599) 818 0 R (I1.1763639) 819 0 R (I1.1763663) 820 0 R
(I1.1763684) 821 0 R (I1.1763702) 822 0 R (I1.1763720) 823 0 R (I1.1763738) 824 0 R (I1.1763756) 825 0 R
(I1.1763769) 826 0 R (I1.1763803) 827 0 R (I1.1763826) 828 0 R (I1.1763839) 829 0 R (I1.1763852) 830 0 R
(I1.1763865) 831 0 R (I1.1763883) 832 0 R (I1.1763895) 833 0 R (I1.1763910) 834 0 R (I1.1763926) 835 0 R
(I1.1763947) 836 0 R (I1.1763968) 837 0 R (I1.377721) 838 0 R (I1.378822) 839 0 R (I1.379288) 840 0 R
(I1.379296) 841 0 R (I1.381386) 842 0 R (I1.387019) 843 0 R (I1.387098) 844 0 R (I1.387180) 845 0 R
(I1.387248) 846 0 R (I1.392317) 847 0 R (I1.392325) 848 0 R (I1.392788) 849 0 R (I1.393168) 850 0 R
(I1.393181) 851 0 R (I1.394350) 852 0 R (I1.394356) 853 0 R (I1.394430) 854 0 R (I1.394440) 855 0 R
(I1.395050) 856 0 R (I1.395454) 857 0 R (I1.396262) 858 0 R (I1.398088) 859 0 R (I1.398437) 860 0 R
(I1.402133) 861 0 R (I1.427947) 862 0 R (I1.439751) 863 0 R (I1.443065) 864 0 R (I1.443136) 865 0 R
(I1.443192) 866 0 R (I1.443674) 867 0 R (I1.444375) 868 0 R (I1.444422) 869 0 R (I1.444446) 870 0 R
(I1.444540) 871 0 R (I1.444628) 872 0 R (I1.444996) 873 0 R (I1.445142) 874 0 R]
>>
endobj
33 0 obj
<<
/Limits [(I1.445266) (I1.551696)]
/Names [(I1.445266) 875 0 R (I1.445376) 876 0 R (I1.445524) 877 0 R (I1.445553) 878 0 R (I1.445628) 879 0 R
(I1.445718) 880 0 R (I1.446426) 881 0 R (I1.446438) 882 0 R (I1.450444) 883 0 R (I1.450633) 884 0 R
(I1.450764) 885 0 R (I1.450846) 886 0 R (I1.450848) 887 0 R (I1.450953) 888 0 R (I1.451108) 889 0 R
(I1.451265) 890 0 R (I1.451318) 891 0 R (I1.451362) 892 0 R (I1.451518) 893 0 R (I1.451521) 894 0 R
(I1.451672) 895 0 R (I1.451675) 896 0 R (I1.451828) 897 0 R (I1.451832) 898 0 R (I1.451840) 899 0 R
(I1.452005) 900 0 R (I1.452014) 901 0 R (I1.452184) 902 0 R (I1.452240) 903 0 R (I1.452250) 904 0 R
(I1.452402) 905 0 R (I1.452411) 906 0 R (I1.452569) 907 0 R (I1.452625) 908 0 R (I1.452634) 909 0 R
(I1.452917) 910 0 R (I1.452919) 911 0 R (I1.453481) 912 0 R (I1.453849) 913 0 R (I1.453852) 914 0 R
(I1.462268) 915 0 R (I1.466374) 916 0 R (I1.466393) 917 0 R (I1.466397) 918 0 R (I1.466406) 919 0 R
(I1.483308) 920 0 R (I1.485632) 921 0 R (I1.485633) 922 0 R (I1.502704) 923 0 R (I1.503468) 924 0 R
(I1.505595) 925 0 R (I1.507070) 926 0 R (I1.511735) 927 0 R (I1.511817) 928 0 R (I1.513023) 929 0 R
(I1.521779) 930 0 R (I1.522120) 931 0 R (I1.547210) 932 0 R (I1.547250) 933 0 R (I1.547380) 934 0 R
(I1.547396) 935 0 R (I1.551576) 936 0 R (I1.551594) 937 0 R (I1.551696) 938 0 R]
>>
endobj
34 0 obj
<<
/Limits [(I1.551811) (I1.905529)]
/Names [(I1.551811) 939 0 R (I1.551824) 940 0 R (I1.551937) 941 0 R (I1.552039) 942 0 R (I1.552088) 943 0 R
(I1.552194) 944 0 R (I1.552211) 945 0 R (I1.552402) 946 0 R (I1.552530) 947 0 R (I1.552538) 948 0 R
(I1.552817) 949 0 R (I1.552930) 950 0 R (I1.553091) 951 0 R (I1.553269) 952 0 R (I1.553355) 953 0 R
(I1.553657) 954 0 R (I1.553793) 955 0 R (I1.553905) 956 0 R (I1.554032) 957 0 R (I1.554257) 958 0 R
(I1.554764) 959 0 R (I1.554770) 960 0 R (I1.554775) 961 0 R (I1.554780) 962 0 R (I1.554786) 963 0 R
(I1.554797) 964 0 R (I1.554803) 965 0 R (I1.554821) 966 0 R (I1.557042) 967 0 R (I1.557656) 968 0 R
(I1.557730) 969 0 R (I1.557733) 970 0 R (I1.576036) 971 0 R (I1.623389) 972 0 R (I1.666007) 973 0 R
(I1.666297) 974 0 R (I1.666584) 975 0 R (I1.666894) 976 0 R (I1.666898) 977 0 R (I1.730802) 978 0 R
(I1.730853) 979 0 R (I1.741933) 980 0 R (I1.755247) 981 0 R (I1.799344) 982 0 R (I1.799441) 983 0 R
(I1.799448) 984 0 R (I1.799498) 985 0 R (I1.799608) 986 0 R (I1.841862) 987 0 R (I1.876490) 988 0 R
(I1.876522) 989 0 R (I1.905181) 990 0 R (I1.905183) 991 0 R (I1.905188) 992 0 R (I1.905303) 993 0 R
(I1.905349) 994 0 R (I1.905353) 995 0 R (I1.905357) 996 0 R (I1.905454) 997 0 R (I1.905456) 998 0 R
(I1.905495) 999 0 R (I1.905511) 1000 0 R (I1.905527) 1001 0 R (I1.905529) 1002 0 R]
>>
endobj
35 0 obj
<<
/Limits [(I1.905730) (M9.21060.FigTitle.Figure14..PLL.Power.Supply.Filter.Circuit)]
/Names [(I1.905730) 1003 0 R (I1.905865) 1004 0 R (I1.906089) 1005 0 R (I1.906233) 1006 0 R (I1.906235) 1007 0 R
(I1.906247) 1008 0 R (I1.906253) 1009 0 R (I1.906369) 1010 0 R (I1.906384) 1011 0 R (I1.906400) 1012 0 R
(I1.906488) 1013 0 R (I1.907111) 1014 0 R (I1.907636) 1015 0 R (I1.907935) 1016 0 R (I1.907940) 1017 0 R
(I1.907946) 1018 0 R (I1.944242) 1019 0 R (I1.944460) 1020 0 R (I1.944470) 1021 0 R (I1.944818) 1022 0 R
(I1.945011) 1023 0 R (I1.945526) 1024 0 R (I1.945655) 1025 0 R (I1.945677) 1026 0 R (I1.945825) 1027 0 R
(I1.946519) 1028 0 R (L) 1029 0 R (M9.10252.Heading2.9.USB) 1030 0 R (M9.10337.Heading2.15.MPC750.Microprocessor.Pin.Assignments.which.one.is.740.255.pin) 1031 0 R (M9.10951.FigTitle.Figure24.SGMII.TestMeasurement.Load) 1032 0 R
(M9.11059.TBTitle.Table9.DC.Electrical.characteristics) 1033 0 R (M9.11136.Heading5.15122.MII.Timing) 1034 0 R (M9.11599.TBTitle.Table2.Ethernet.DC.Characteristics) 1035 0 R (M9.13056.FigTitle.Figure29.Definition.of.Timing.for.I2Cbus) 1036 0 R (M9.13515.TableFootnote.2.CLKIN.is.the.input.clock.in.host.mode.PCICLK.is.the.input.clock.in.agent.mo) 1037 0 R
(M9.13726.TBTitle.Table36.SD2REFCLK.and.SD2REFCLK.AC.Requirements) 1038 0 R (M9.13774.TBTitle.Table5.MPC8315E.Power.Dissipation) 1039 0 R (M9.14100.TBItemNum.1.This.pin.is.an.open.drain.signal.A.weak.pullup.resistor.1.kW.should.be.placed.o) 1040 0 R (M9.14117.Heading3.31.MPC8360E.Features) 1041 0 R (M9.14359.TBTitle.Table616) 1042 0 R
(M9.14394.TBTitle.Table42.Timers.Input.AC.Timing.Specifications.1) 1043 0 R (M9.15050.FigTitle.Figure17.USB.AC.Test.Load) 1044 0 R (M9.15531.TBTitle.Table32.General.Timing.Parameters.for.PCI.at.66.MHz) 1045 0 R (M9.15716.FigTitle.Figure26.SPI.AC.Test.Load) 1046 0 R (M9.15936.Heading3.141.DC.requirements.for.SDREFCLK.and.SDREFCLK) 1047 0 R
(M9.15999.TBTitle.Table10.SYSCLKIN.AC.Timing.Specifications) 1048 0 R (M9.16673.TBTitle.Table9.DDR.SDRAM.Input.AC.Timing.Specifications.for.25.V.Interface) 1049 0 R (M9.17094.FigTitle.Figure24.GPIO.AC.Test.Load) 1050 0 R (M9.17255.TBTitle.Table48.Part.Numbering.Nomenclature) 1051 0 R (M9.17295.FigTitle.Figure23.4Wire.ACCoupled.SGMII.Serial.Link.Connection.Example) 1052 0 R
(M9.17321.Heading3.38.Power.Management.Controller.PMC) 1053 0 R (M9.17986.FigTitle.Figure6.DDR.AC.Test.Load) 1054 0 R (M9.18522.FigTitle.Figure48.ACCoupled.Differential.Connection.with.LVPECL.Clock.Driver.Reference.Only) 1055 0 R (M9.18725.Heading2.17.System.Design.Information) 1056 0 R (M9.19140.FigTitle.Figure41.Differential.PeakPeak.Voltage.of.Transmitter.or.Receiver) 1057 0 R
(M9.19158.TBTitle.Table19.DDR.SDRAM.Input.AC.Timing.Specifications) 1058 0 R (M9.19510.Heading2.14.RESET.Initialization) 1059 0 R (M9.20071.TBTitle.Table16.DDR.SDRAM.Input.AC.Timing.Specifications) 1060 0 R (M9.20248.TBTitle.Table19.MII.Management.Pins.AC.Timing) 1061 0 R (M9.20474.Heading3.39.Serial.Peripheral.Interface.SPI) 1062 0 R
(M9.20681.FigTitle.Figure26..ALTERNATE.BoundaryScan.Timing.Diagram) 1063 0 R (M9.20821.TBTitle.Table1.Ethernet.DC.Characteristics) 1064 0 R (M9.20849.Heading3.141.DC.Electrical.Characteristics) 1065 0 R (M9.21060.FigTitle.Figure14..PLL.Power.Supply.Filter.Circuit) 1066 0 R]
>>
endobj
36 0 obj
<<
/Limits [(M9.22811.Heading4.1411.SerDes.Reference.Clock.Receiver.Characteristics) (M9.46808.TBTitle.Table61.GPIO.DC.Electrical.Characteristics)]
/Names [(M9.22811.Heading4.1411.SerDes.Reference.Clock.Receiver.Characteristics) 1067 0 R (M9.22896.TBTitle.Table4.MPC83158314E.Power.Dissipation) 1068 0 R (M9.23178.TBTitle.Table78.SVR.Settings) 1069 0 R (M9.23390.Heading3.1101.Part.Numbers.Fully.Addressed.by.this.Document) 1070 0 R (M9.23414.FigTitle.Figure7.TSEC.AC.Test.Load) 1071 0 R
(M9.23612.TBTitle.Table2170.Differential.Transmitter.TX.Output.Specifications) 1072 0 R (M9.23613.Heading3.143.SerDes.Transmitter.and.Receiver.Reference.Circuits) 1073 0 R (M9.23634.FigTitle.Figure46.SerDes.Ref.Clock.ACCoupled.Differential.Connection.with.LVDS.Clock.Driver) 1074 0 R (M9.23774.TBItemNum.8.This.pin.should.be.connected.to.USBVSSABIAS.through.10K.precision.resistor) 1075 0 R (M9.23869.TBTitle.Table38.SGMII.Receive.AC.Timing.Specifications) 1076 0 R
(M9.24049.FigTitle.Figure43.TDM.Transmit.Signals) 1077 0 R (M9.24142.Heading3.95.SGMII.Interface.Electrical.Characteristics) 1078 0 R (M9.24335.FigTitle.Figure6.Powerup.Sequencing.Example.with.Low.power.mode) 1079 0 R (M9.24772.Heading2.17.Local.Bus.Specifications) 1080 0 R (M9.27957.TBTitle.Table65.Suggested.PLL.Configurations) 1081 0 R
(M9.28133.TBTitle.Table18.DDR.SDRAM.Output.AC.Timing.Specifications.continued) 1082 0 R (M9.28210.Heading3.141.Signal.Terms.Definition) 1083 0 R (M9.28816.FigTitle.Figure24..ALTERNATE.TRST.Timing.Diagram) 1084 0 R (M9.29145.Heading2.114.GPIO) 1085 0 R (M9.29399.TBTitle.Table5.PLL.and.DLL.Lock.Times) 1086 0 R
(M9.29451.FigTitle.Figure2.OvershootUndershoot.Voltage.for.GVdd) 1087 0 R (M9.29763.FigTitle.Figure28.SPI.AC.Timing.in.Master.mode.Internal.Clock.Diagram) 1088 0 R (M9.30617.Heading2.14.DDR.SDRAM) 1089 0 R (M9.31272.TBTitle.Table30.SPI.AC.Timing.Specifications.1) 1090 0 R (M9.31907.TBTitle.Table37.SGMII.DC.Transmitter.Electrical.Characteristics) 1091 0 R
(M9.32138.FigTitle.Figure27..ALTERNATE.Test.Access.Port.Timing.Diagram) 1092 0 R (M9.32464.Heading3.161.DC.Requirements.for.PCI.Express.SDREFCLK.and.SDREFCLK) 1093 0 R (M9.33426.TBTitle.Table53.SPI.DC.Electrical.Characteristics) 1094 0 R (M9.33471.TBTitle.Table19..ALTERNATE.JTAG.AC.Timing.Specifications.Independent.of.SYSCLK) 1095 0 R (M9.33674.FigTitle.Figure13.RGMII.and.RTBI.AC.Timing.and.Multiplexing.Diagrams) 1096 0 R
(M9.34129.TBTitle.Table63.MPC8315E.TEPBGA.II.Pinout.Listing) 1097 0 R (M9.34163.Heading1.PartI.Overview) 1098 0 R (M9.34393.TBTitle.Table63.Package.Thermal.Characteristics.for.TEPBGA) 1099 0 R (M9.34422.TBTitle.Table25.MII.Receive.AC.Timing.Specifications) 1100 0 R (M9.34535.Heading5.9542.SGMII.Receive.AC.Timing.Specifications) 1101 0 R
(M9.34964.Heading2.18.Ordering.Information) 1102 0 R (M9.35029.Heading3.165.Receiver.Compliance.Eye.Diagrams) 1103 0 R (M9.35101.TBTitle.Table1.MPC604.Absolute.Maximum.Ratings) 1104 0 R (M9.36433.FigTitle.Figure14.RMII.Receive.AC.Timing.Diagram) 1105 0 R (M9.36515.FigTitle.Figure2157.Minimum.Receiver.Eye.Timing.and.Voltage.Compliance.Specification) 1106 0 R
(M9.36994.TBTitle.Table39.DC.Characteristics.when.operating.at.33v) 1107 0 R (M9.37606.Heading2.110.PCIPCIX) 1108 0 R (M9.37843.TBTitle.Table40.JTAG.interface.DC.Electrical.Characteristics) 1109 0 R (M9.37911.TBTitle.Table124..DC.Electrical.Characteristics.) 1110 0 R (M9.39515.TBTitle.Table13.DDR.SDRAM.Capacitance.for.GVDDtyp25.V.Interface) 1111 0 R
(M9.40091.Heading2.15.IPIC) 1112 0 R (M9.40734.FigTitle.Figure43.SerDes.Transmitter.and.Receiver.Reference.Circuits) 1113 0 R (M9.40746.FigTitle.Figure23..ALTERNATE.JTAG.Clock.Input.Timing.Diagram) 1114 0 R (M9.40897.Heading2.5.RESET.Initialization) 1115 0 R (M9.41067.FigTitle.Figure16.Local.Bus.Signals.GPCMUPM.Signals.for.LCCRCLKDIV..4) 1116 0 R
(M9.41292.TBTitle.Table29.RMII.Transmit.AC.Timing.Specifications) 1117 0 R (M9.42785.FigTitle.Figure9.Local.Bus.Signals.non.special.signals.only.DLL.Bypass.mode) 1118 0 R (M9.43006.FigTitle.Figure1.MPC8315E.Block.Diagram) 1119 0 R (M9.43271.TBTitle.Table30.GPIO.Input.AC.Timing.Specifications.1) 1120 0 R (M9.43531.TBItemNum.4.These.JTAG.pins.have.weak.internal.pullup.PFETs.that.are.always.enabled) 1121 0 R
(M9.43822.TBItemNum.3.This.output.is.actively.driven.during.reset.rather.than.being.threestated.durin) 1122 0 R (M9.44043.TBTitle.Table44.SDREFCLK.and.SDREFCLK.AC.Requirements) 1123 0 R (M9.45801.TBTitle.Table17.RGMII.and.RTBI.AC.Timing) 1124 0 R (M9.45900.TBTitle.Table25.MPC8540.Pinout.Listing) 1125 0 R (M9.46065.Heading4.1551.Compliance.Test.and.Measurement.Load) 1126 0 R
(M9.46125.FigTitle.Figure7.Timing.Diagram.for.tDDKHMH) 1127 0 R (M9.46313.Heading3.185.Connection.Recommendations) 1128 0 R (M9.46779.FigTitle.Figure23.SGMII.Receiver.Input.Compliance.Mask) 1129 0 R (M9.46808.TBTitle.Table61.GPIO.DC.Electrical.Characteristics) 1130 0 R]
>>
endobj
37 0 obj
<<
/Limits [(M9.47426.TBTitle.Table38.IPIC.DC.Electrical.Characteristics) (M9.70858.Heading3.1133.Pinout.Listings)]
/Names [(M9.47426.TBTitle.Table38.IPIC.DC.Electrical.Characteristics) 1131 0 R (M9.47713.TBItemNum.2.This.pin.is.an.open.drain.signal.A.weak.pullup.resistor.210.kW.should.be.placed) 1132 0 R (M9.47743.FigTitle.Figure44.SingleEnded.Reference.Clock.Input.Requirements) 1133 0 R (M9.47751.Heading2.17.Timers) 1134 0 R (M9.48054.TBTitle.Table3.RESET.Timing.Specifications) 1135 0 R
(M9.48237.Heading4.1414.Output.Driver.Characteristics) 1136 0 R (M9.48334.Heading3.252.Thermal.Management.Information) 1137 0 R (M9.48673.Heading3.314.DMA.Controller) 1138 0 R (M9.49041.TBTitle.Table40.e300.Core.PLL.Configuration.) 1139 0 R (M9.49534.FigTitle.Figure18.USB.Signals) 1140 0 R
(M9.50068.Heading4.1422.DC.Level.Requirement.based.on.signaling.mode.of.clock.input) 1141 0 R (M9.50367.Heading2.16.PCI.Express) 1142 0 R (M9.50508.TBTitle.Table45.CSB.Frequency.Options.) 1143 0 R (M9.50810.FigTitle.Figure5.Timing.Diagram.for.tDISKEW) 1144 0 R (M9.52278.FigTitle.Figure31.PCIPCIX.Output.AC.Timing.Measurement.Condition) 1145 0 R
(M9.53142.FigTitle.Figure9.MII.Transmit.AC.Timing) 1146 0 R (M9.53268.Heading3.1132.Mechanical.Dimensions.of.the.MPC8560.FCPBGA) 1147 0 R (M9.53341.FigTitle.Figure12.RMII.Transmit.AC.Timing.Diagram) 1148 0 R (M9.53400.Heading3.22.Dual.DDR.Memory.Controllers) 1149 0 R (M9.53720.Heading4.911.MII.RMII.RGMII.and.RTBI.DC.Electrical.Characteristics) 1150 0 R
(M9.53953.FigTitle.Figure4.Power.Sequence) 1151 0 R (M9.54332.TBTitle.Table56.SATA.AC.Electrical.Characteristics) 1152 0 R (M9.54511.FigTitle.Figure2156.Minimum.Transmitter.Timing.and.Voltage.Output.Compliance.Specifications) 1153 0 R (M9.55233.Heading3.182.Core.PLL.Configuration) 1154 0 R (M9.55797.TBTitle.Table83.SVR.Settings) 1155 0 R
(M9.55897.TBItemNum.5.This.pin.should.have.a.weak.pull.up.if.the.chip.is.in.PCI.host.mode.Follow.PCI.) 1156 0 R (M9.56468.FigTitle.Figure34.GPIO.AC.Test.Load) 1157 0 R (M9.57385.FigTitle.Figure7.GMII.Transmit.AC.Timing) 1158 0 R (M9.57920.Heading2.211.Security.Engine) 1159 0 R (M9.58088.Heading2.19.Document.Revision.History) 1160 0 R
(M9.58215.FigTitle.Figure51.Differential.Measurement.Points.for.Rise.and.Fall.Time) 1161 0 R (M9.58448.Heading3.35.USB.DualRole.Controller) 1162 0 R (M9.59176.Heading2.14.Electrical.and.Thermal.Characteristics) 1163 0 R (M9.59383.TBItemNum.7.Thermal.sensitive.resistor) 1164 0 R (M9.59917.Heading4.834.SGMII.AC.Timing.Specifications) 1165 0 R
(M9.60097.TBItemNum.10.This.pin.should.be.connected.to.an.external.27.K.1.resistor.connected.to.VSS.T) 1166 0 R (M9.60221.Heading4.941.DC.Requirements.for.SGMII.SDREFCLK.and.SDREFCLK) 1167 0 R (M9.60795.TBTitle.Table6.DDR.SDRAM.DC.Electrical.Characteristics.for.25.V.Interface) 1168 0 R (M9.61424.FigTitle.Figure38.SC8311EMPC8313E.Clock.Subsystem) 1169 0 R (M9.61596.FigTitle.Figure52.SingleEnded.Measurement.Points.for.Rise.and.Fall.Time.Matching) 1170 0 R
(M9.62616.Heading3.36.Dual.Enhanced.ThreeSpeed.Ethernet.Controllers.eTSECs) 1171 0 R (M9.63012.FigTitle.Figure18.Local.Bus.AC.Test.Load) 1172 0 R (M9.63214.TBTitle.Table2171.Differential.Receiver.RX.Input.Specifications) 1173 0 R (M9.64113.FigTitle.Figure43.Differential.Reference.Clock.Input.Requirements.ACCoupled) 1174 0 R (M9.64163.TBTitle.Table44.Frequency.options.with.100.MHz.Memory.bus) 1175 0 R
(M9.64687.Heading4.1541.Differential.Transmitter.TX.Output) 1176 0 R (M9.64853.TBTitle.Table441.Configurable.Clock.Units) 1177 0 R (M9.65070.TBTitle.Table38.SGMII.DC.Receiver.Electrical.Characteristics) 1178 0 R (M9.65127.Heading3.28.Programmable.Interrupt.Controller.PIC) 1179 0 R (M9.65346.FigTitle.Figure40.Mechanical.Dimension.and.Bottom.Surface.Nomenclature.of.the.SC8313E.PBGA) 1180 0 R
(M9.65649.Heading3.1171.System.PLL.Configuration) 1181 0 R (M9.65665.Heading3.187.Pullup.Resistor.Requirements) 1182 0 R (M9.65727.FigTitle.Figure22.AC.Test.Load.for.the.JTAG.Interface) 1183 0 R (M9.66223.TBTitle.Table33.1588.Timer.AC.Specifications) 1184 0 R (M9.66269.Heading2.13.Spread.Spectrum.Clock) 1185 0 R
(M9.66413.TBTitle.Table40.IPIC.Input.AC.Timing.Specifications.1) 1186 0 R (M9.67089.Heading3.21.e300.Core) 1187 0 R (M9.67556.TBTitle.Table31.SPI.DC.Electrical.Characteristics) 1188 0 R (M9.68362.FigTitle.Figure15.Driver.Impedance.Measurement) 1189 0 R (M9.68440.Heading3.1172.Core.PLL.Configuration) 1190 0 R
(M9.69694.TBTitle.Table41.Impedance.Characteristics) 1191 0 R (M9.69898.Heading3.102.OnChip.USB.PHY) 1192 0 R (M9.70136.TBTitle.Table14.DDR.SDRAM.Input.AC.Timing.Specifications.for.18V.Interface) 1193 0 R (M9.70858.Heading3.1133.Pinout.Listings) 1194 0 R]
>>
endobj
38 0 obj
<<
/Limits [(M9.70864.FigTitle.Figure13.AC.Test.Load) (M9.96173.Heading2.15.DUART)]
/Names [(M9.70864.FigTitle.Figure13.AC.Test.Load) 1195 0 R (M9.71237.TBTitle.Table19.DUART.AC.Timing.Specifications) 1196 0 R (M9.71577.Heading3.152.Ethernet.Management.Interface.Electrical.Characteristics) 1197 0 R (M9.71785.TableTitle.Table.217.TDM.Timing) 1198 0 R (M9.71842.FigTitle.Figure42.Differential.Reference.Clock.Requirements) 1199 0 R
(M9.72817.Heading4.942.AC.Requirements.for.SGMII.SerDes.Clocks) 1200 0 R (M9.73023.TBTitle.Table19.Local.Bus.General.Timing.Parameters.DLL.on) 1201 0 R (M9.73048.FigTitle.Figure5.DDR.SDRAM.Output.Timing.Diagram) 1202 0 R (M9.73223.TBTitle.Table49.Reference.Clock.Input.Requirements) 1203 0 R (M9.73427.FigTitle.Figure45.SerDes.Ref.Clock.DCCoupled.Differential.Connection.with.HCSL.Clock.Driver) 1204 0 R
(M9.73899.TBItemNum.6.This.pin.must.always.be.tied.to.VSS) 1205 0 R (M9.74519.Heading4.0011.GMIIRGMIIRTBIRTBI.Electrical.Characteristics) 1206 0 R (M9.74764.Heading2.19.JTAG.Timing.Specifications) 1207 0 R (M9.75347.TBItemNum.12.This.pin.has.a.weak.internal.pullup) 1208 0 R (M9.75897.TBTitle.Table30.RMII.Receive.AC.Timing.Specifications) 1209 0 R
(M9.76094.FigTitle.Figure23.SGMII.Transmitter.DC.Measurement.Circuit) 1210 0 R (M9.76525.Heading2.115.SPI) 1211 0 R (M9.76710.TBTitle.Table63.Document.Revision.History) 1212 0 R (M9.77458.TBTitle.Table35.USB.General.Timing.Parameters) 1213 0 R (M9.77749.TBTitle.Table21.Local.Bus.DC.Electrical.Characteristics) 1214 0 R
(M9.78768.Heading2.113.PLL) 1215 0 R (M9.79160.FigTitle.Figure45.TDM.Receive.Signals) 1216 0 R (M9.79193.TBTitle.Table19.MII.Management.DC.Electrical.Characteristics) 1217 0 R (M9.79213.TBTitle.Table13.MII.Transmit.AC.Timing.Specifications) 1218 0 R (M9.79247.TBItemNum.9.The.LBPORCFGBOOTECC.functionality.for.this.pin.is.only.available.in.MPC83158314) 1219 0 R
(M9.79524.Heading2.16.Ethernet.3.Speed.10100.MII.Management) 1220 0 R (M9.79803.TBTitle.Table53.SerDes.Reference.Clock.Common.AC.Parameters) 1221 0 R (M9.80537.Heading3.23.PCI.Controllers) 1222 0 R (M9.81172.Heading2.113.Thermal.Specifications) 1223 0 R (M9.81732.TBTitle.Table30.I2C.AC.Electrical.Characteristics) 1224 0 R
(M9.81769.TBTitle.Table22.RGMIIRTBI.When.Operating.at.25.VDC.Electrical.Characteristics) 1225 0 R (M9.81834.Heading3.171.Package.Parameters.for.the.MPC8347E.TBGA) 1226 0 R (M9.82018.TBTitle.Table21.MIIwhen.operate.at.33VDC.Electrical.Characteristics) 1227 0 R (M9.82093.FigTitle.Figure5.SATA.power.supplies) 1228 0 R (M9.82399.TBTitle.Table34.USB.DC.Electrical.Characteristics) 1229 0 R
(M9.83915.FigTitle.Figure10.MII.Receive.AC.Timing) 1230 0 R (M9.85175.Heading2.21.TDM) 1231 0 R (M9.85325.TBTitle.Table7.Operating.Frequency) 1232 0 R (M9.85988.Heading2.113.Timers) 1233 0 R (M9.86687.Heading3.262.PLL.Power.Supply.Filtering) 1234 0 R
(M9.86884.Heading2.112.Hypertransport.placeholder) 1235 0 R (M9.87744.TBTitle.Table4.DDR.Capacitance) 1236 0 R (M9.87855.TBTitle.Table31.PCIPCIX.DC.Electrical.Characteristics.1) 1237 0 R (M9.88755.TBTitle.Table5.Drive.Capability.of.MPC8245.Output.Pins.5) 1238 0 R (M9.89559.Heading3.162.AC.Requirements.for.PCI.Express.SerDes.Clocks) 1239 0 R
(M9.89564.Heading4.833.SGMII.Transmitter.and.Receiver.DC.Electrical.Characteristics) 1240 0 R (M9.90011.Anchor.) 1241 0 R (M9.90089.TBTitle.Table3.I2C.DC.Electrical) 1242 0 R (M9.90186.FigTitle.Figure29.PCI.AC.Test.Load) 1243 0 R (M9.90741.FigTitle.Figure48.SingleEnded.Connection.Reference.Only) 1244 0 R
(M9.91098.TBTitle.Table34.PCI.AC.Timing.Specifications.at.33.MHz) 1245 0 R (M9.91704.FigTitle.Figure36.Driver.and.Receiver.of.SerDes.PCIExpress.Serial.RapidIO) 1246 0 R (M9.91944.TBTitle.Table27.Timers.DC.Electrical.Characteristics) 1247 0 R (M9.91944.TBTitle.Table50.System.PLL.Multiplication.Factors) 1248 0 R (M9.92011.FigTitle.Figure27.SPI.AC.Timing.in.Slave.mode.External.Clock.Diagram) 1249 0 R
(M9.92093.Heading4.1424.AC.Requirements.for.SerDes.Reference.Clocks) 1250 0 R (M9.92277.TBTitle.Table58.OutofBand.OOB.Electrical.Characteristics) 1251 0 R (M9.92408.FigTitle.Figure30.PCIPCIX.Input.AC.Timing.Measurement.Conditions) 1252 0 R (M9.92836.FigTitle.Figure2158.Compliance.TestMeasurement.Load) 1253 0 R (M9.92877.TBTitle.Table10.RESET.Initialization.Timing.Specifications) 1254 0 R
(M9.93967.TBTitle.Table2.Recommended.Operating.Conditions) 1255 0 R (M9.94136.FigTitle.Figure27.I2C.AC.Test.Load) 1256 0 R (M9.95589.TBTitle.Table10.DDR2.SDRAM.DC.Electrical.Characteristics.for.DnGVDDtyp18.V) 1257 0 R (M9.96173.Heading2.15.DUART) 1258 0 R]
>>
endobj
39 0 obj
<<
/Limits [(M9.97200.FigTitle.Figure14.MII.Management.Interface.Timing) (P.52)]
/Names [(M9.97200.FigTitle.Figure14.MII.Management.Interface.Timing) 1259 0 R (M9.97254.TBTitle.Table9.SYSCLKIN.DC.Electrical.Characteristics) 1260 0 R (M9.97549.FigTitle.Figure20.Local.Bus.Signals.GPCMUPM.Signals.for.LCCRCLKDIV..2.DLL.Bypass.Mode) 1261 0 R (M9.97853.TBTitle.Table37.SGMII.Transmit.AC.Timing.Specifications) 1262 0 R (M9.97965.TBItemNum.11.This.pin.has.a.weak.internal.pulldown) 1263 0 R
(M9.98098.Heading3.32.Power.Sequencing) 1264 0 R (M9.98326.Heading2.13.Power.Characteristics) 1265 0 R (M9.99005.Heading4.1423.Interfacing.With.Other.Differential.Signaling.Levels) 1266 0 R (M9.I2c) 1267 0 R (P.1) 1268 0 R
(P.10) 1269 0 R (P.100) 1270 0 R (P.101) 1271 0 R (P.102) 1272 0 R (P.103) 1273 0 R
(P.104) 1274 0 R (P.105) 1275 0 R (P.106) 1276 0 R (P.11) 1277 0 R (P.12) 1278 0 R
(P.13) 1279 0 R (P.14) 1280 0 R (P.15) 1281 0 R (P.16) 1282 0 R (P.17) 1283 0 R
(P.18) 1284 0 R (P.19) 1285 0 R (P.2) 1286 0 R (P.20) 1287 0 R (P.21) 1288 0 R
(P.22) 1289 0 R (P.23) 1290 0 R (P.24) 1291 0 R (P.25) 1292 0 R (P.26) 1293 0 R
(P.27) 1294 0 R (P.28) 1295 0 R (P.29) 1296 0 R (P.3) 1297 0 R (P.30) 1298 0 R
(P.31) 1299 0 R (P.32) 1300 0 R (P.33) 1301 0 R (P.34) 1302 0 R (P.35) 1303 0 R
(P.36) 1304 0 R (P.37) 1305 0 R (P.38) 1306 0 R (P.39) 1307 0 R (P.4) 1308 0 R
(P.40) 1309 0 R (P.41) 1310 0 R (P.42) 1311 0 R (P.43) 1312 0 R (P.44) 1313 0 R
(P.45) 1314 0 R (P.46) 1315 0 R (P.47) 1316 0 R (P.48) 1317 0 R (P.49) 1318 0 R
(P.5) 1319 0 R (P.50) 1320 0 R (P.51) 1321 0 R (P.52) 1322 0 R]
>>
endobj
40 0 obj
<<
/Limits [(P.53) (P.99)]
/Names [(P.53) 1323 0 R (P.54) 1324 0 R (P.55) 1325 0 R (P.56) 1326 0 R (P.57) 1327 0 R
(P.58) 1328 0 R (P.59) 1329 0 R (P.6) 1330 0 R (P.60) 1331 0 R (P.61) 1332 0 R
(P.62) 1333 0 R (P.63) 1334 0 R (P.64) 1335 0 R (P.65) 1336 0 R (P.66) 1337 0 R
(P.67) 1338 0 R (P.68) 1339 0 R (P.69) 1340 0 R (P.7) 1341 0 R (P.70) 1342 0 R
(P.71) 1343 0 R (P.72) 1344 0 R (P.73) 1345 0 R (P.74) 1346 0 R (P.75) 1347 0 R
(P.76) 1348 0 R (P.77) 1349 0 R (P.78) 1350 0 R (P.79) 1351 0 R (P.8) 1352 0 R
(P.80) 1353 0 R (P.81) 1354 0 R (P.82) 1355 0 R (P.83) 1356 0 R (P.84) 1357 0 R
(P.85) 1358 0 R (P.86) 1359 0 R (P.87) 1360 0 R (P.88) 1361 0 R (P.89) 1362 0 R
(P.9) 1363 0 R (P.90) 1364 0 R (P.91) 1365 0 R (P.92) 1366 0 R (P.93) 1367 0 R
(P.94) 1368 0 R (P.95) 1369 0 R (P.96) 1370 0 R (P.97) 1371 0 R (P.98) 1372 0 R
(P.99) 1373 0 R]
>>
endobj
41 0 obj
<<
/Border [0 0 0]
/Dest (G552531)
/Rect [360 317.4 558 328.14]
/Subtype /Link
/Type /Annot
>>
endobj
42 0 obj
<<
/Border [0 0 0]
/Dest (G381036)
/Rect [360 394.44 558 403.44]
/Subtype /Link
/Type /Annot
>>
endobj
43 0 obj
<<
/Border [0 0 0]
/Dest (G552195)
/Rect [360 306.42 558 315.42]
/Subtype /Link
/Type /Annot
>>
endobj
44 0 obj
<<
/Border [0 0 0]
/Dest (G1206186)
/Rect [360 449.4 558 458.4]
/Subtype /Link
/Type /Annot
>>
endobj
45 0 obj
<<
/Border [0 0 0]
/Dest (G554822)
/Rect [360 438.42 558 447.42]
/Subtype /Link
/Type /Annot
>>
endobj
46 0 obj
<<
/Border [0 0 0]
/Dest (G485634)
/Rect [360 427.44 558 436.44]
/Subtype /Link
/Type /Annot
>>
endobj
47 0 obj
<<
/Border [0 0 0]
/Dest (G1056000)
/Rect [360 416.4 558 425.4]
/Subtype /Link
/Type /Annot
>>
endobj
48 0 obj
<<
/Border [0 0 0]
/Dest (G755248)
/Rect [360 405.42 558 414.42]
/Subtype /Link
/Type /Annot
>>
endobj
49 0 obj
<<
/Border [0 0 0]
/Dest (G381387)
/Rect [360 383.4 558 392.4]
/Subtype /Link
/Type /Annot
>>
endobj
50 0 obj
<<
/Border [0 0 0]
/Dest (G453853)
/Rect [360 372.42 558 381.42]
/Subtype /Link
/Type /Annot
>>
endobj
51 0 obj
<<
/Border [0 0 0]
/Dest (G730854)
/Rect [360 361.44 558 370.44]
/Subtype /Link
/Type /Annot
>>
endobj
52 0 obj
<<
/Border [0 0 0]
/Dest (G907936)
/Rect [360 350.4 558 359.4]
/Subtype /Link
/Type /Annot
>>
endobj
53 0 obj
<<
/Border [0 0 0]
/Dest (G462269)
/Rect [360 339.42 558 348.42]
/Subtype /Link
/Type /Annot
>>
endobj
54 0 obj
<<
/Border [0 0 0]
/Dest (G387249)
/Rect [360 328.44 558 337.44]
/Subtype /Link
/Type /Annot
>>
endobj
55 0 obj
<<
/Border [0 0 0]
/Dest (G905189)
/Rect [360 295.44 558 304.44]
/Subtype /Link
/Type /Annot
>>
endobj
56 0 obj
<<
/Border [0 0 0]
/Dest (G905184)
/Rect [360 284.4 558 293.4]
/Subtype /Link
/Type /Annot
>>
endobj
57 0 obj
<<
/Border [0 0 0]
/Dest (G557657)
/Rect [360 262.44 558 271.44]
/Subtype /Link
/Type /Annot
>>
endobj
58 0 obj
<<
/Border [0 0 0]
/Dest (G450849)
/Rect [360 240.42 558 249.42]
/Subtype /Link
/Type /Annot
>>
endobj
59 0 obj
<<
/Border [0 0 0]
/Dest (G551812)
/Rect [360 229.44 558 238.44]
/Subtype /Link
/Type /Annot
>>
endobj
60 0 obj
<<
/Border [0 0 0]
/Dest (G551697)
/Rect [360 218.4 558 227.4]
/Subtype /Link
/Type /Annot
>>
endobj
61 0 obj
<<
/Border [0 0 0]
/Dest (G551577)
/Rect [360 207.42 558 216.42]
/Subtype /Link
/Type /Annot
>>
endobj
62 0 obj
<<
/Border [0 0 0]
/Dest (G1005780)
/Rect [360 196.38 558 205.38]
/Subtype /Link
/Type /Annot
>>
endobj
63 0 obj
<<
/Border [0 0 0]
/Dest (G547381)
/Rect [360 185.4 558 194.4]
/Subtype /Link
/Type /Annot
>>
endobj
64 0 obj
<<
/Border [0 0 0]
/Dest (G576037)
/Rect [360 174.42 558 183.42]
/Subtype /Link
/Type /Annot
>>
endobj
65 0 obj
<<
/Border [0 0 0]
/Dest (G1294483)
/Rect [360 152.4 558 161.4]
/Subtype /Link
/Type /Annot
>>
endobj
66 0 obj
<<
/Border [0 0 0]
/Dest (G1294486)
/Rect [360 163.38 558 172.38]
/Subtype /Link
/Type /Annot
>>
endobj
67 0 obj
<<
/Border [0 0 0]
/Dest (G1760980)
/Rect [360 273.42 558 282.42]
/Subtype /Link
/Type /Annot
>>
endobj
68 0 obj
<<
/Border [0 0 0]
/Dest (G552040)
/Rect [360 251.4 558 260.4]
/Subtype /Link
/Type /Annot
>>
endobj
69 0 obj
<<
/Filter /FlateDecode
/Length 711
>>
stream
HtT]0+.>q҄7T$CgPH&G߳vByݙqv_$B(
SF̾TFZ.ҊNU(ҷQbPRnfP%RBxu~#a'6Nr~`Hivj=w5a6$U<:hɅg$ՙdʋ,["Y%'NQVX?ԣҀHYynʹCc
&Jɪfh|DIL(l& 4/'!M4.<pGLeN :zCPPZC\tLH2ZtF`U(.dELqȅTXEa<_I3DE\ֽ G
&73e΄'5M;vծÌN(=m07Dau !\ܐ`_YqŚQoTir%OXr'و-hKCvآķU?"9MgR?r;=|їajn@ra3