

PIC16C924

PIC16C924 Rev. A Silicon/Data Sheet Errata

The PIC16C924 (Rev. A) parts you have received conform functionally to the Device Data Sheet (DS30444**E**), except for the anomalies described below.

All the problems listed here will be addressed in future revisions of the PIC16C924 silicon.

1. Module: 8-bit A/D Module

If the analog port is configured so that all analog pins are digital inputs (PCFG2:PCFG0 = 11x), then doing a conversion on any pin of the analog port will give a result of ADRES = 0xFF.

Work around

Configure the PCFG2:PCFG0 bits to a value that has any pin of the analog port configured as an analog input (such as PCFG2:PCFG0 = 100). Conversion on any pin of the analog port (analog or digital) will now convert as expected.

2. Module: CCP (Compare Mode)

The Compare mode may not operate as expected when configuring the compare match to drive the I/O pin low (CCPxM<3:0> = 1001).

When the CCP module is changed to compare output low (CCPxM<3:0> = 1001) from any other non-compare CCP mode, the I/O pin will immediately be driven low, regardless of the state of the I/O data latch. The pin will remain low when the compare match occurs (see Table 1).

However, when the CCP module is changed to compare output high (CCPxM<3:0> = 1000) from any other CCP mode, the I/O pin will immediately be driven low, regardless of the state of the I/O data latch. The pin will be driven high when the compare match occurs.

Work around

To have the I/O pin high until the compare match low occurs, force a compare match high to get the I/O pin into the high state, then reconfigure the compare match to force the I/O low when the compare condition occurs.

TABLE 1:COMPARE OUTPUT LOWSWITCHING

CCP Mode CCPxM<3:0> =	I/O Pin State	Change CCP to CCPxM<3:0> =			
	Olulo	1001	1000		
0xxx	н	L	L		
UXXX	L	L	L		
1000	Н	Н	—		
1000	L	L	—		
1001	Н	—	L		
TOOT	L	—	L		
101x	Н	L	L		
TOTX	L	L	L		
11xx	Н	L	L		
TTXX	L	L	L		

3. Module: CCP (Compare Mode)

The special event trigger of the Compare mode may not occur if both of the following conditions exist:

• An instruction one cycle (TCY) prior to a Timer1/Compare register match has literal data equal to the address of a CCP register being used. Specific cases include:

Unit	Register	Literal Data
	CCPR1L	15h
CCP1	CCPR1H	16h
	CCP1CON	17h

 An instruction in the same cycle as a Timer1/ Compare register match has an MSb of '0'.

The interrupt for the compare event will still be generated, but no special event trigger will occur.

Work around

Use the Interrupt Service Routine instead of using the special event trigger to reset Timer1 (and start an A/D conversion, if applicable).

4. Module: SSP Module (I²C[™] Mode)

If the bus is active when the I²C mode is enabled, and the next 8 bits of data on the bus match the address of the device, then the SSP module will generate an Acknowledge pulse.

Work around

Before enabling the I^2C mode, ensure that the bus is not active.

5. Module: SSP (SPI[™] Mode)

The Synchronous Serial Port module in SPI Master mode only, allows the transmission of 1 byte of data at a time. The module must be disabled and then re-enabled between each byte transmission.

Work around

Once the SSP module has been configured in SPI Master mode and one byte of data has been transmitted, wait for the interrupt flag bit SSPIF (PIR1<3>) or BF (SSPSTAT<0>) to be set. This indicates that the byte of data has been transmitted. Then, disable the SSP by clearing the SSPEN bit of the SSPCON register. Re-enable the SSP by setting the SSPEN bit. The SPI module will now transmit the next data byte written to SSPBUF. Refer to Example 1 for sample code.

EXAMPLE 1: DISABLING AND RE-ENABLING THE SSP


	MOVWF	SSPBUF	;data byte is ;in W register
	BSF	STATUS, RPO	;change to bank1
WAIT	BTFSS	PIR1, SSPIF	;wait for xmit
			; buffer to empty
	GOTO	WAIT	
	BCF	STATUS, RPO	;change to bank0
	BCF	SSPCON, SSPEN	;disable SSP
	BSF	SSPCON, SSPEN	;enable SSP

When the SSP is disabled, the PORTC data latch value is placed on the pins. The value in bit 3 of PORTC (SCK) should have the same value as the idle state of SCK. For example, if the clock idles high, then bit 3 of PORTC must be set high. If bit 3 of PORTC is not configured the same as the idle state of the clock, you may experience an additional clock when the SPI is disabled then re-enabled.

6. Module: SSP (SPI Mode)

When the SPI is using Timer2/2 as the clock source, a shorter-than-expected SCK pulse may occur on the first bit of the transmitted/received data (see Figure 1).

FIGURE 1:	SCK PULSE VARIATION
	USING TIMER 2/2



Work around

To avoid producing the short pulse, turn off Timer2 and clear the TMR2 register, load the SSPBUF with the data to transmit, and then turn Timer2 back on. Refer to Example 2 for sample code.

EXAMPLE 2: AVOIDING THE INITIAL SHORT SCK PULSE

	BSF	STATUS, RPO	;Bank 1
TOOD	BIFSS	SSPSTAT, BF	;Data received?
			;(Xmit complete?)
	GOTO	LOOP	;No
	BCF	STATUS, RPO	;Bank 0
	MOVF	SSPBUF, W	;W = SSPBUF
	MOVWF	RXDATA	;Save in user RAM
	MOVF	TXDATA, W	;W = TXDATA
	BCF	T2CON, TMR2ON	;Timer2 off
	CLR	TMR2	;Clear Timer2
	MOVWF	SSPBUF	;Xmit New data
	BSF	T2CON, TMR2ON	;Timer2 on

7. Module: Timer0

The TMR0 register may increment when the WDT postscaler is switched to the Timer0 prescaler. If TMR0 = FFh, this will cause TMR0 to overflow (setting T0IF).

Work around

Follow the following sequence:

- a) Read the 8-bit TMR0 register into the W register.
- b) Clear the TMR0 register.
- c) Assign WDT postscaler to Timer0.
- d) Write W register to TMR0.

8. Module: Timer1

The Timer1 value may unexpectedly increment if either the TMR1H or the TMR1L register is written. If Timer1 is ON, then turned OFF, performing any write instruction with TMR1H as the destination may cause TMR1L to increment.

EXAMPLE 3: TMR1L INCREMENT (CASE 1)

BSF T1CON, TMR1ON :

BCF T1CON, TMR1ON MOVF TMR1H, 1

TMR1 value before MOVF instruction: TMR1H:TMR1L = 3F:00 TMR1 value after MOVF instruction: TMR1H:TMR1L = 3F:01

EXAMPLE 4: TMR1L INCREMENT (CASE 2)

BSF T1CON, TMR1ON

```
:
BCF T1CON, TMR1ON
MOVF TMR1H, 1
TMR1 value before MOVF instruction:
```

TMR1H:TMR1L = FF:FF TMR1 value after MOVF instruction: TMR1H:TMR1L = FF:00

If Timer1 is ON, then turned OFF when TMR1H:TMR1L = xx:FF, performing any write instruction with TMR1L as the destination may cause TMR1H to increment.

EXAMPLE 5: TMR1H INCREMENT

BSF T1CON, TMR1ON BCF T1CON, TMR1ON CLRF TMR1L

TMR1 value before CLRF instruction: TMR1H:TMR1L = FF:FF TMR1 value after CLRF instruction: TMR1H:TMR1L = 00:00 (TMR1IF is **not** set.)

Work around

To preserve Timer1 register values:

- a) Read Timer1 register values into "shadow" registers.
- b) Perform any write instruction(s) on the shadow registers.
- c) Write the shadow register values back into the Timer1 registers.

Clarifications/Corrections to the Data Sheet:

In the Device Data Sheet (DS30444**E**), the following clarifications and corrections should be noted.

1. Module: I/O Ports

The specification for the High Voltage Open Drain I/O (the RA4 pin on most devices) cannot be met without possible long term reliability issues on that

I/O pin. If a high voltage drive is required, use an external transistor that can support the required voltage.

TABLE 1: DC SPECIFICATION CHANGES FROM DATA SHEET

Param No. Sym.	n. Characteristic		New Specification			Data Sheet Specification			
			Min	Тур	Max	Min	Тур	Max	
D150	Vod	Open Drain High Voltage	_	_	10	_	—	14	V

2. Module: 8-Bit A/D

The minimum A/D reference voltage has been improved to the values shown in Table 2.

TABLE 2: DC SPECIFICATION CHANGES FROM DATA SHEET

Param No. Sym.	Sum	. Characteristic -	New Specification			Data Sheet Specification			Units
	Sym.		Min	Тур	Max	Min	Тур	Max	Units
A20	Vref	Reference Voltage	2.5*		Vdd + 0.3 V	3.0		VDD + 0.3 V	V

* This parameter is characterized but not tested.

3. Module: SSP (SPI Mode Timing Specifications)

The SPI interface timings have been modified to the values shown in Table 2.

TABLE 3: DC SPECIFICATION CHANGES FROM DATA SHEET

Param No.	Sym.	ym. Characteristic		New Specification			Data Sheet Specification			Units
NO.				Min	Тур	Max	Min	Тур	Max	
71	TscH	SCK input high time (Slave mode)	Continuous	1.25 Tcy + 30 ns			TCY + 20 ns			ns
71A			Single Byte ⁽¹⁾	40	_	_		N.A.		ns
72	TscL	SCK input low time (Slave mode)	Continuous	1.25 Tcy + 30 ns	_		TCY + 20 ns		—	ns
72A			Single Byte ⁽¹⁾	40	_	_		N.A.		ns
73A	Тв2в	Last clock edge of the By		1.5 Tcy + 40 ns			N.A.		ns	

* This parameter is characterized but not tested.

Note 1: Specification 73A is only required if specifications 71A and 72A are used.

4. Module: Timer1

The operation of Timer1 needs some clarification when the timer registers are written and the TMR1ON bit is set.

The internal clock signal that is the input to the TMR1 prescaler affects the incrementing of Timer1 (TMR1H:TMR1L registers and the Timer1 prescaler). When the Timer1 registers are NOT written, the Timer1 will increment on the rising edge of the TMR1 increment clock.


When the TMR1H and/or TMR1L registers are written while this clock is high, TMR1 will increment on the next rising edge of this clock.

When the TMR1H and/or TMR1L registers are written while this clock is low, TMR1 will not increment on the next rising edge of this clock, but must first have a falling clock and then the rising clock for TMR1 to increment.

Figure 1 shows the two cases of writes to the TMR1H and/or TMR1L registers. Due to the VIH and VIL thresholds on the oscillator/clock pins, external Timer1 oscillator components, and external clock frequency, the Timer1 increment clock may not be of a 50% duty cycle.

The TMR1 increment clock is out of phase of the T1OSO/T1CKI pin by a small propagation delay.


FIGURE 1: WRITES TO TIMER1 (EXTERNAL CLOCK / OSCILLATOR MODE)



5. Module: I/O Ports

The block diagram for PORTC presented in Figure 5-5 of the Device Data Sheet (DS30444**E**) is incorrect. The correct block diagram is shown in Figure 2.

FIGURE 2: PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE)



6. Module: LCD

Figure 13-5 in the data sheet, depicting drive waveforms in 1/2 multiplex, 1/3 bias mode, is incorrect. Specifically, the connections for the

different LCD segments (SEG0 through SEG4) and the SEG1 drive waveform have been changed. The correct diagrams and waveforms are shown in Figure 3.




FIGURE 3: WAVEFORMS IN 1/2 MUX, 1/3 BIAS DRIVE

APPENDIX A: REVISION HISTORY

Rev A Document (8/2001) First revision of this document.

<u>Rev B Document (11/2001)</u> Added LCD module clarification (issue 6, page 6). NOTES:

Note the following details of the code protection feature on PICmicro[®] MCUs.

- The PICmicro family meets the specifications contained in the Microchip Data Sheet.
- Microchip believes that its family of PICmicro microcontrollers is one of the most secure products of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the PICmicro microcontroller in a manner outside the operating specifications contained in the data sheet. The person doing so may be engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable".
- Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our product.

If you have any further questions about this matter, please contact the local sales office nearest to you.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks


The Microchip name and logo, the Microchip logo, FilterLab, KEELOQ, MPLAB, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

dsPIC, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microID, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, MXDEV, PICC, PICDEM, PICDEM.net, rfPIC, Select Mode and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Term Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2001, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.





Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEEL0Q® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Rocky Mountain 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-7456

Atlanta

500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago 333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Tel: 630-285-0071 Fax: 630-285-0075 **Dallas**

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Dayton Two Prestige Place, Suite 130 Miamisburg, OH 45342 Tel: 937-291-1654 Fax: 937-291-9175

Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Kokomo 2767 S. Albright Road Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

New York 150 Motor Parkway, Suite 202

Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335

San Jose Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Suite 22, 41 Rawson Street Epping 2121, NSW Australia Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 **China - Beijing** Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104 **China - Chengdu** Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401, 24th Floor,

Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-6766200 Fax: 86-28-6766599 China - Fuzhou

Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office Rm. 531, North Building Fujian Foreign Trade Center Hotel 73 Wusi Road Fuzhou 350001, China Tel: 86-591-7557563 Fax: 86-591-7557572 **China - Shanghai** Microchip Technology Consulting (Shanghai)

Co., Ltd. Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051

Tel: 86-21-6275-5700 Fax: 86-21-6275-5060 China - Shenzhen

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1315, 13/F, Shenzhen Kerry Centre, Renminnan Lu Shenzhen 518001, China Tel: 86-755-2350361 Fax: 86-755-2366086 **Hong Kong** Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 **India** Microchip Technology Inc. India Jisson Office

India Liaison Office Divyasree Chambers 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934 Singapore Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-334-8870 Fax: 65-334-8850 Taiwan Microchip Technology Taiwan 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Denmark Microchip Technology Nordic ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910 France Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany Microchip Technology GmbH Gustav-Heinemann Ring 125 D-81739 Munich, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44 Italy Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883 United Kingdom Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle

Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

10/01/01